A Lightweight Spatio-Temporally Partitioned Multicore Architecture for Concurrent Execution of Safety Critical Workloads

Paper #:
  • 2016-01-2067

Published:
  • 2016-09-20
DOI:
  • 10.4271/2016-01-2067
Citation:
Shi, Q., Lakshminarashimhan, K., Noll, C., Scholte, E. et al., "A Lightweight Spatio-Temporally Partitioned Multicore Architecture for Concurrent Execution of Safety Critical Workloads," SAE Technical Paper 2016-01-2067, 2016, doi:10.4271/2016-01-2067.
Pages:
8
Abstract:
Modern aircraft systems employ numerous processors to achieve system functionality. In particular, engine controls and power distribution subsystems rely heavily on software to provide safety-critical functionality, and are expected to move towards multicore architectures. The computing hardware-layer of avionic systems must be able to execute many concurrent workloads under tight deterministic execution guarantees to meet the safety standards. Single-chip multicores are attractive for safety-critical embedded systems due to their lightweight form factor. However, multicores aggressively share hardware resources, leading to interference that in turn creates non-deterministic execution for multiple concurrent workloads. We propose an approach to remove on-chip interference via a set of methods to spatio-temporally partition shared multicore resources. Our proposed partitioning scheme is bounded within the worst case execution, and ensures efficient performance and deterministic execution.
Access
Now
SAE MOBILUS Subscriber? You may already have access.
Buy
Select
Price
List
Download
$27.00
Mail
$27.00
Members save up to 40% off list price.
Share
HTML for Linking to Page
Page URL

Related Items

Technical Paper / Journal Article
2003-07-07
Standard
1999-01-01
Technical Paper / Journal Article
2003-06-16
Technical Paper / Journal Article
2003-09-08
Training / Education
2017-02-27